Project Reti Logiche 2021

VHDL description of a circuit to perform simplified equalization algorithm to a scaled gray image